A 2.56 Gb/s Soft RS (255,239) Decoder Chip for Optical Communication Systems

Due to the increasing uncertainty of data for higher transmission rate, the Forward Error Correction (FEC) devices need to provide more powerful error correcting capability for optical communication systems. As compared with traditional hard RS decoders, the soft RS decoders can perform substantial coding gain but require much higher hardware complexity. In this paper, a decision-confined algorithm is proposed to enhance the error correcting performance with an area-efficient architecture. The novelty is that, instead of decoding numerous possible transmitted codewords and choosing the most likely one, only one candidate sequence will be decoded after confining the degree of error-locator polynomial.

Provided by: Institute of Electrical and Electronics Engineers Topic: Networking Date Added: Aug 2011 Format: PDF

Find By Topic