A Comparative Study of Interconnect Circuit Techniques for Energy Efficient On-Chip Interconnects

Provided by: International Journal of Computer Applications
Topic: Hardware
Format: PDF
The aggressive technology scaling in VLSI leads to decrease the size of chip. Such continual miniaturization of VLSI devices has strong impact on interconnects in several ways. Interconnects in high speed applications suffer from crosstalk, signal delay and ground noise, causing degradation of system performance. Thus, interconnects are becoming a limiting factor in determining circuit performance. This paper presents a comparative study on different interconnect circuit techniques for on-chip interconnects. The authors have compared different circuit structure by placing on RC and RLC interconnects.

Find By Topic