A Flexible High Throughput Multi-ASIP Architecture for LDPC and Turbo Decoding

Download Now
Provided by: European Design and Automation Association
Topic: Hardware
Format: PDF
In order to address the large variety of channel coding options specified in existing and future digital communication standards, there is an increasing need for flexible solutions. This paper presents a multi-core architecture which supports convolutional codes, binary/duo-binary turbo codes, and LDPC codes. The proposed architecture is based on Application Specific Instruction-set Processors (ASIP) and avoids the use of dedicated interleave/deinterleave address lookup memories. Each ASIP consists of two datapaths one optimized for turbo and the other for LDPC mode, while efficiently sharing memories and communication resources.
Download Now

Find By Topic