A High-Performance Area-Efficient AES Cipher on a Many-Core Platform

In this paper, the authors present the design and software implementation of a high-performance area-efficient Advanced Encryption Standard (AES) cipher on a many-core platform. A preliminary cipher design is partitioned and mapped to an array of 70 small processors, and offers a throughput of 16.625 clock cycles per byte. The usage of instruction and data memory, and the workload of each processor are characterized for further optimization. Through workload balancing and processor fusion, the throughput of the cipher is increased by 43% to 9.5 clock cycles per byte.

Provided by: University of Calgary Topic: Hardware Date Added: Nov 2011 Format: PDF

Find By Topic