A High-Speed Dynamic Partial Reconfiguration Controller Using Direct Memory Access Through a Multiport Memory Controller and Overclocking with Active Feedback

Dynamically reconfigurable computing platforms provide promising methods for dynamic management of hardware resources, power, and performance. Yet, progress in dynamically reconfigurable computing is fundamentally limited by the reconfiguration time overhead. Prior research in the development of Dynamic Partial Reconfiguration (DPR) controllers has been limited by its use of the Processor Local Bus (PLB). As a result, the bus was unavailable during DPR. This resulted in significant time overhead. To minimize the overhead, the authors introduce the use of a MultiPort Memory Controller (MPMC) that frees the PLB during the reconfiguration process.

Provided by: Hindawi Publishing Topic: Data Centers Date Added: Jun 2011 Format: PDF

Find By Topic