A New Asymmetric SRAM Cell to Reduce Soft Errors and Leakage Power in FPGA

Provided by: edaa
Topic: Storage
Format: PDF
Soft errors in semiconductor memories occur due to charged particle strikes at the cell nodes. In this paper, the authors present a new asymmetric memory cell to increase the soft error tolerance of SRAM. At the same time, this cell can be used at the reduced supply voltage to decrease the leakage power without significantly increasing the soft error rate of SRAM. A major use of this cell is in the configuration memory of FPGA. The cell is designed using a 70nm process technology and verified using Spice simulations.

Find By Topic