A New CMOS Current Controlled Oscillator with Minimum Phase Noise Based on a Low Parasitic Resistance CCII

In this paper, the authors present a design of a minimum phase noise current controlled oscillator in CMOS technology. Owing to their high degree of controllability, the second generation current conveyer is used as a basic block for their oscillator. Thus, the first step in their design was to improve static and dynamic behavior of second generation current conveyers. They present therefore a design of CMOS class AB second generation current conveyors. The trans-linear implementation in CMOS technology was first studied and then a considerable improvement of the parasitic series resistance on port X is done by presenting a structure of CCII.

Subscribe to the Innovation Insider Newsletter

Catch up on the latest tech innovations that are changing the world, including IoT, 5G, the latest about phones, security, smart cities, AI, robotics, and more. Delivered Tuesdays and Fridays

Subscribe to the Innovation Insider Newsletter

Catch up on the latest tech innovations that are changing the world, including IoT, 5G, the latest about phones, security, smart cities, AI, robotics, and more. Delivered Tuesdays and Fridays

Resource Details

Provided by:
WSEAS
Topic:
Hardware
Format:
PDF