International Journal of Engineering Research and Development (IJERD)
With the appearance of new innovation in the fields of VLSI and correspondence, there is likewise a perpetually developing interest for fast transforming and low range outline. It is likewise a remarkable certainty that the multiplier unit structures a fundamental piece of processor configuration. Because of this respect, rapid multiplier architectures turn into the need of the day. In this paper, the authors acquaint a novel structural engineering with perform high velocity duplication utilizing old Vedic math's strategies.