A Reliable Implementation of Security-Enabled Architecture with Area Optimized Symmetric Cryptography

In this paper, the authors specify a symmetric Cryptography technique which provides same keys to Cipher and Decipher to transfer the information for reducing the design complexity and AES (Advanced Encryption Standard) which provokes high security. The transferred information was stored securely in the memory unit. By implementing this design, the results can be accomplished that the optimized area is required to integrate the chip with the gate count of 22618, here shown that gate elements are reduced up to 53.98% in comparison with earlier methods and also providing the similar security as well as reduced power consumption of 43.907mw.

Provided by: Creative Commons Topic: Security Date Added: Dec 2014 Format: PDF

Find By Topic