AcENoCs: A Configurable HW/SW Platform for FPGA Accelerated NoC Emulation

Provided by: Institute of Electrical & Electronic Engineers
Topic: Hardware
Format: PDF
The heterogeneous nature of the modern day applications has resulted in widespread use of Multicore SoC architectures. The emerging Network-on-Chip (NoC) interconnect architecture provides an energy-efficient and scalable communication solution for multiple cores, serving as a powerful replacement for traditional bus architectures. The key to the successful realization of such architectures is a flexible, fast and robust emulation platform. This paper presents the design, implementation and evaluation of AcENoCs, a flexible and cycle-accurate FPGA emulation platform for validating synchronous and GALS-based NoC architectures.

Find By Topic