An Efficient Model for Design of 64-Bit High Speed Parallel Prefix VLSI Adder

To make addition operations more efficient parallel prefix addition is a better method. In this paper, 64-bit parallel prefix addition has been implemented with the help of cells like black cell and grey cell operations for carry generation and propagation. This process gives high speed computations with high fan-out and makes carry operations easier. Xilinx 14.1 vivado tool has been used for the simulation of proposed 64-bit adder. The comparison can be made with the help various range of inputs and the proposed parallel prefix adder has produced high speed computation and also efficient in terms of number of transistors and their topology and number of nodes.

Provided by: International Journal of Modern Engineering Research (IJMER) Topic: Hardware Date Added: Oct 2013 Format: PDF

Find By Topic