An On-Chip Delay Measurement Technique Using Signature Registers for Small-Delay Defect Detection

In this paper the authors present a delay measurement technique using signature analysis, and a scan design for the proposed delay measurement technique to detect small-delay defects. The proposed measurement technique measures the delay of the explicitly sensitized paths with the resolution of the on-chip variable clock generator. The proposed scan design realizes complete on-chip delay measurement in short measurement time using the proposed delay measurement technique and extra latches for storing the test vectors. The evaluation with Rohm 0.18- m process shows that the measurement time is 67.8% reduced compared with that of the delay measurement with standard scan design on average.

Provided by: PicoSoft Technologies Topic: Hardware Date Added: Feb 2014 Format: PDF

Find By Topic