An SDRAM Controller for Real-Time Systems

For real-time systems the authors need to statically determine Worst-Case Execution Times (WCET) of tasks to proof the schedulability of the system. To enable static WCET analysis, the platform needs to be time-predictable. The platform includes the processor, the caches, the memory system, the operating system, and the application software itself. All those components need to be timing analyzable. Current computers use DRAM as a cost effective main memory. However, these DRAM chips have timing requirements that depend on former accesses and also need to be refreshed to retain their content.

Provided by: Technical University of Crete Topic: Storage Date Added: Mar 2013 Format: PDF

Find By Topic