Analysis and Verification of Multi-Core Enabled ESL Model using SystemC and VLang
Today most of the System-on-Chip (SoC) integrate multiple processing cores, digital signal processors, as well as dedicated hardware accelerators, etc. This results into large and complex systems which pose challenges to conventional design and verification flow. This raises the need for higher level of abstraction (i.e. electronics system level abstraction). This paper discusses how the authors can make changes in an existing conventional method of simulation to achieve really fast high yielding method of verification.