Analysis of a Reconfigurable Network Processor

Download Now
Provided by: Institute of Electrical & Electronic Engineers
Topic: Hardware
Format: PDF
In this paper, an analysis of a dynamically reconfigurable processor is presented. The network processor incorporates a processor and a number of coprocessors that can be connected to the processor either directly or using a shared bus. The analysis investigates the configuration (in terms of co-processor distributions and interface), formulates the throughput that meets the network demands and the constraints of the platform (area, bus bandwidth, etc.) and takes into account the reconfiguration overhead. To find the configuration that meets the constraints, the platform is formulated into integer linear programming equations.
Download Now

Find By Topic