Architectural Core Salvaging in a Multi-Core Processor for Hard-Error Tolerance

Download Now
Provided by: Association for Computing Machinery
Topic: Hardware
Format: PDF
The incidence of hard errors in CPUs is a challenge for future multicore designs due to increasing total core area. Even if the location and nature of hard errors are known a priori, either at manufacture-time or in the field, cores with such errors must be disabled in the absence of hard-error tolerance. While caches, with their regular and repetitive structures, are easily covered against hard errors by providing spare arrays or spare lines, structures within a core are neither as regular nor as repetitive.
Download Now

Find By Topic