BMSYN: Bus Matrix Communication Architecture Synthesis for MPSoC

Provided by: Institute of Electrical & Electronic Engineers
Topic: Hardware
Format: PDF
Modern Multi-Processor System-on-Chip (MPSoC) designs have high bandwidth constraints which must be satisfied by the underlying communication architecture. Traditional hierarchical shared bus communication architectures can only support limited bandwidths and are not scalable for very high-performance designs. Bus matrix-based communication architectures consist of several parallel busses which provide a suitable backbone to support high-bandwidth systems but suffer from high-cost overhead due to extensive bus wiring inside the matrix. Manual traversal of the vast exploration space to synthesize a minimal cost bus matrix that also satisfies performance constraints is practically infeasible.

Find By Topic