Class-AB CMOS Buffer with Low Power and Low Leakage Using Transistor Gating Technique

Download Now
Provided by: Science & Engineering Research Support soCiety (SERSC)
Topic: Hardware
Format: PDF
A rail-to-rail class-AB CMOS buffer amplifier is proposed in this paper to drive large capacitive loads. A new technique is used to reduce the leakage power of class-AB CMOS buffer circuits without affecting dynamic power dissipation. The name of applied technique is transistor gating technique, which gives the high speed buffer with the reduced low power dissipation (1.05%), low leakage and reduced area (2.8%) also. The proposed buffer is simulated at 45nm CMOS technology and the circuit is operated at 3V supply with Cadence software. This analog circuit is performed with reduced performance degradation as well as high current driving capability for the large input voltages.
Download Now

Find By Topic