Comparison of Reconfigurable Structures for Flexible Word-Length Multiplication
Binary multiplication continues to be one of the essential arithmetic operations in digital circuits. Even though Field-Programmable Gate Arrays (FPGAs) are becoming more and more powerful these days, the vendors cannot avoid implementing multiplications with high word-lengths using embedded blocks instead of configurable logic. But on the other hand, the circuit's efficiency decreases if the provided word-length of the hard-wired multipliers exceeds the precision requirements of the algorithm mapped into the FPGA. Thus it is beneficial to use multiplier blocks with configurable word-length, optimized for area, speed and power dissipation, e.g. regarding Digital Signal Processing (DSP) applications.