Compiling Irregular Applications for Reconfigurable Systems

Download Now
Provided by: Inderscience Enterprises
Topic: Hardware
Format: PDF
Algorithms that exhibit irregular memory access patterns are known to show poor performance on multiprocessor architectures, particularly when memory access latency is variable. Many common data structures, including graphs, trees, and linked-lists, exhibit these irregular memory access patterns. While FPGA-based code accelerators have been successful on applications with regular memory access patterns, they have not been further explored for irregular memory access patterns. Multithreading has been shown to be an effective technique in masking long latencies.
Download Now

Find By Topic