Institute of Electrical & Electronic Engineers
Current-based gate modeling achieves a new level of accuracy in nanoscale design timing and signal integrity analysis. However, to generate current-based gate models requires additional pre-characterization of the gate, e.g., in the form of a new or an extended timing library format. The authors construct current-based gate models based on the existing Liberty timing library format without further pre-characterization. They present an inverse problem formulation, and propose to solve the problem by quadratic polynomial regression. Their constructed current-based gate models find applications in timing, power, and signal integrity verifications for improved accuracy in library-compatible flows, e.g., to include power supply voltage drop effect in gate delay calculation without further pre-characterization, to calculate gate supply current, etc.