Provided by: International Journal of Recent Technology and Engineering (IJRTE)
Date Added: Jan 2013
The power consumption of a system is a crucial parameter in modern VLSI circuits especially for low power applications. This paper proposed a new Double Edge Triggered D-Flip Flop (DETFF) which is suitable for low power applications. The proposed DETFF is having less number of clocked transistors than existing designs. The proposed DETFF is simulated with different clock frequencies ranging from 1MHz to 2GHz. Simulation results show lowest average power and least delay than existing designs. Further, the average power and the PDP are improved by 77.23% and 89.11% when compared with existing design respectively, which claims that proposed design is suitable for low power and high performance applications.