SEARCH Digital Library
In modern digital systems large capacity and data transfer rate is required. Synchronous DRAM (SDRAM) became the memory of choice due to its speed, burst access and pipeline features. A controller is required to provide proper commands for SDRAM initialization, read/write accesses and memory refresh. In semiconductor memories there are chances of errors. To ensure reliable data storage, an error correction and detection scheme is required. This paper describes the architecture design and characterization of SDRAM Controller IP core with built in Error Correcting Codes (ECC) module which is vendor neutral.