Design and Implementation of FPGA Based MIMO Decoder in Wireless Receiver

This paper address the implementation of Multi-Input-Multi-Output (MIMO) Decoder using FPGAs embedded in a prototype of Wireless Communication receiver. The task of the MIMO decoder is to appropriately combine the signals simultaneously received on all antennas to construct an improved signal, free from interference, from which to estimate the transmitted symbols. The MIMO system-Encoder and decoder is part of a Multi-Carrier Code Division Multiple-Access (MC-CDMA) radio system, equipped with multiple antennas at both ends of the link that is able to handle up to 32 users and provides high transmission bit-rate. The main motto of this is to design the FPGA based MIMO Decoder.

Provided by: Creative Commons Topic: Mobility Date Added: Dec 2012 Format: PDF

Find By Topic