Design and Simulation of Low Power CMOS Adder Cell at 180nm Using Tanner Tool

In this paper, the authors focus is on the analysis and simulation of the adder cell which is slightly different as compared to the existing circuits and optimized for average power dissipation. In this paper, the adder cell is modified circuit in such a way that it controls the overall capacitances during the Sum and Carry evaluation and will optimize the total capacitance that results in the decrease of the average power dissipation. The circuit is characterized by using HSPICE in a 180 nanometer (nm) with supply voltage of 1.8 volt and threshold voltage is 0.40 volts.

Provided by: International Journal of Computer Applications Topic: Hardware Date Added: Jan 2013 Format: PDF

Find By Topic