Provided by: International Journal for Innovative Research in Science and Technology (IJIRST)
The multiplication operation is present in many parts of a digital system or digital computer, most notably in signal processing, graphics and scientific computation. With advances in technology, various techniques have been proposed to design multipliers, which offer high speed, low power consumption and lesser area. Thus making them suitable for various high speeds, low power compact VLSI implementations. These three parameters i.e. power, area and speed are always traded off. This paper is devoted for the design and simulation of Radix-8 Booth encoder multiplier for signed-unsigned numbers.