International Journal of Engineering Sciences & Research Technology (IJESRT)
Advanced Encryption Standard (AES), has received significant interest over the past decade due to its performance and security level. In most of the previous works sub-bytes and inverse sub-bytes are implemented in separate modules using lookup table method. In this paper the authors used combinational logic which helps for making inner round pipelining in an efficient manner. Furthermore, composite field arithmetic helped in obtaining lesser area. Using proposed architecture, a fully sub pipelined encryptor/decryptor with 3 substage pipelining in each round can achieve a throughput of 25.89Gbps on Xilinx xc5vlx110t-1 device which is faster.