Interscience Open Access Journals
Advanced Microcontroller Bus Architecture (AMBA) protocol family provides metric-driven verification of protocol compliance, enabling comprehensive testing of interface Intellectual Property (IP) blocks and System-on-Chip (SoC) designs. The AMBA advanced eXtensible Interface 4 (AXI4) update to AMBA AXI3 includes the following: support for burst lengths up to 256 beats, updated write response requirements, removal of locked transactions and AXI4 also includes information on the interoperability of components. AMBA AXI4 protocol system supports 16 masters and 16 slaves interfacing. This paper presents a work aimed to design the AMBA AXI4 protocol modeled in Verilog Hardware Description Language (HDL) and simulation results for read and write operation of data and address are shown in Verilog Compiler Simulator (VCS) tool.