Design of an Effective Charge Pump-Phase Locked Loops Architecture for RF Applications

Analog and mixed architectures design with high performance suffered from many difficulties due to low power supply, consumption and the trend toward reducing the size of the circuit. Currently, these performances are considered one of the main constraints in analog design. Characterized and designed of mixed circuits such as Charge Pump-Phase Locked Loops (CP-PLLs) is a challenge in mixed-signal integrated circuits design. In this paper, an effective CMOS CP-PLLs architecture for RF applications that operates at a low power supply 2V into a large range frequency is presented. The proposed CP-PLLs architecture has two novel design blocks which are respectively Phase Frequency Detector (PFD) and Voltage Controlled Oscillator (VCO).

Resource Details

Provided by:
International Journal of Computer Applications