Design of Leakage Power Reduced Static RAM using LECTOR

Provided by: Creative Commons
Topic: Storage
Format: PDF
The scaling down of technology in CMOS circuits, results in the down scaling of threshold voltage thereby increasing the sub-threshold leakage current. LECTOR is a technique for designing CMOS circuits in order to reduce the leakage current without affecting the dynamic power dissipation, which made LECTOR a better technique in leakage power reduction when compared to all other existing leakage reduction techniques. This paper presents the analysis for leakage current in static RAM implementing LECTOR technique using 45nm technology.

Find By Topic