Design of Optimised Multiplication Technique Using Column Bypass Multiplier

Provided by: Creative Commons
Topic: Hardware
Format: PDF
The performance of the embedded system, microprocessor and many DSP applications are mainly dependent on the performance of the multiplier. The use of conventional full precision multiplier results in increase in the power, area and computational time. Hence multipliers are the basic key element of any computational unit responsible in decreasing the power as well as increasing the speed. In this paper, review of different multiplication techniques is described and at last the proposed method which will be modelled using VHDL.

Find By Topic