Design Tradeoffs of Long Links in Hierarchical Tiled Networks-on-Chip

Hierarchical topologies are frequently proposed for large Network-on-Chips (NoCs). Hierarchical architectures utilize, at the upper levels, long links of the order of the die size. RC delays of long links might reach dozens of clock cycles in advanced technology nodes, if delay reduction techniques (e.g. wire sizing and repeater insertion) are not applied. Some proposals assume that long links can be adjusted to satisfy timing requirements but lack a deep evaluation of the tradeoffs and costs. Other proposals assume that long links must be pipelined, but do not provide a comprehensive justification.

Provided by: Israel Institute of Technology Topic: Hardware Date Added: Dec 2012 Format: PDF

Find By Topic