Provided by: University of Calgary
Date Added: Nov 2009
Current processor designs have a critical operating point that sets a hard limit on voltage scaling. Any scaling beyond the critical voltage results in exceeding the maximum allowable error rate, i.e., there are more timing errors than can be effectively and gainfully detected or corrected by an error-tolerance mechanism. This limits the effectiveness of voltage scaling as a knob for reliability/power tradeoffs. In this paper, the authors present power-aware slack redistribution, a novel design-level approach to allow voltage/reliability tradeoffs in processors.