International Journal of Computer Applications
To design the power and area proficient fast speed data path logic systems, the field of Very Large Scale Integration (VLSI) is the generally significant area of research where minimize the area and power is the more difficult task. In digital system, mostly adders lie in the crucial paths that affect the whole performance of the system. To perform the fast arithmetic functions in many data processing processors at low cost, carry select adder is the most suitable adder among the various adders. In this paper, the authors describe the different techniques which are used to design the proficient CSLA.