Direct Sigma-Delta Modulated Signal Processing in FPGA

Download Now
Provided by: University of Hohenheim
Topic: Hardware
Format: PDF
The effectiveness of implementing Bit-Stream Signal Processing (BSSP) multiplier circuits in FPGAs, in terms of hardware resources and clock frequency, is presented. In particular, the result of realizing BSSP multipliers on FPGA architectures that utilize 6-input Look-Up Tables (LUTs) is compared against architectures that utilize 4-input LUTs. It is found that architectures featuring 6-input LUTs suit well in BSSP applications where wide combinatorial paths are common. Furthermore, the performance of a BSSP multiplier is compared against conventional parallel multipliers in terms of LUT resource requirements.
Download Now

Find By Topic