Dual-Core Reconfigurable Demosaicing Engine for Next Generation of Portable Camera Systems
In this paper, the authors present a high performance dual-core reconfigurable processor implementation methodology for a demosaicing system that targets next generation camera systems. The implementation methodology is based on dual-core architecture with coarse-grained dynamically reconfigurable processors. The demosaicing system adopts Freeman's algorithm that has been partitioned and mapped onto two customized and tailored heterogeneous processor cores. The demosaicing engine's implementation has been optimized by compilation techniques and special approaches for the targeting processor. Simulation results demonstrate that the resulting demosaicing system provides high throughput reaches up to 241.6Mpixels/s, which represents a 1.82x speed-up compared to a single-core implementation.
Provided by: Institute of Electrical & Electronic Engineers Topic: Hardware Date Added: Jan 2011 Format: PDF