Energy Conversion in 64-Bit ALU Design on FPGA Using Mechanics of Capacitance
In this paper, an energy conversion in 64-bit Arithmetic Logic Unit (ALU) design is analyzed using an approach termed as capacitance mechanics. It is observed that when the arithmetic logic unit is operated at frequencies of 1GHz, 10GHz, 100GHz and 1THz, total power is reduced to 52.70%, 65.28%, 67.60% and 67.85% respectively, when the authors are scaling down the capacitance from 50pF to 0pF. This ALU design is implemented on XC6VLX75T device Virtex-6 FPGA with -2 speed grade and FF484 package.
Provided by: Creative Commons Topic: Hardware Date Added: Apr 2014 Format: PDF