Energy-Efficient Simultaneous Thread Fetch from Different Cache Levels in a Soft Real-Time SMT Processor

Download Now
Provided by: Springer Healthcare
Format: PDF
This paper focuses on the instruction fetch resources in a real-time SMT processor to provide an energy-efficient configuration for a soft real-time application running as a high priority thread as fast as possible while still offering decent progress in low priority or non-real-time thread(s). The authors propose a fetch mechanism, Fetch-around, where a high priority threads accesses the L1 ICache, and low priority threads directly access the L2. This allows both the high and low priority threads to simultaneously fetch instructions, while preventing the low priority threads from thrashing the high priority thread's ICache data. Overall, they show an energy-performance metric that is 13% better than the next best policy when the high performance thread priority is 10x that of the low performance thread.
Download Now

Find By Topic