Enhanced Pipelined Counter Design Based on State Look Ahead Logic for Future Implementation

The authors present a parallel counter design that achieves high operating frequencies and consumes less power through a novel pipeline partitioning methodology (a counting path and state look-ahead path), using only three simple repeated CMOS-logic module types: an initial module generates anticipated counting states for higher significant bit modules through the state look-ahead path, simple D-type flip-flops, and 2-bit counters. The state look-ahead path prepares the counting path's next counter state prior to the clock edge such that the clock edge triggers all modules simultaneously, thus concurrently updating the count state with a uniform delay at all counting path modules/stages with respect to the clock edge.

Provided by: International Journal of Communications and Engineering Topic: Data Centers Date Added: Mar 2012 Format: PDF

Find By Topic