Exploiting Multiple Switch Libraries in Topology Synthesis of On-Chip Interconnection Network

Download Now
Provided by: edaa
Topic: Hardware
Format: PDF
On-chip interconnection network is a crucial design component in high-performance System-on-Chips (SoCs). Many of previous works have focused on the automation of its topology design, since the topology largely determines its overall performance. For this purpose, they mostly require a switch library which includes all possible switch configurations (e.g. the number of in/output ports and data width) with their implementation costs such as delay, area, and power. More precisely, they characterize the switches by synthesizing them with a common design objective (e.g. minimizing area) and common design constraints for a given gate-level design library.
Download Now

Find By Topic