Exploiting Space Diversity and Dynamic Voltage Frequency Scaling in Multiplane Network-on-Chips
Network-on-Chips (NoCs) have been proposed as a scalable solution to interconnect multiple components on a silicon chip. In this paper, the authors approach NoCs power optimization through Dynamic Voltage and Frequency Scaling (DVFS) under the hypothesis that two NoC planes are available, each with a different voltage supply and clock frequency. They show the high potential benefit of applying DVFS independently in each plane. They propose three strategies that allocate the traffic in the two planes to minimize power consumption. They evaluate them through a comparison with an ideal traffic allocation policy based on a linear programming technique. They show that load balancing in the two planes is not always the best policy.