Exploration of Power Reduction and Performance Enhancement in LEON3 Processor With ESL Reprogrammable EFPGA in Processor Pipeline and as a Co-Processor

Provided by: edaa
Topic: Hardware
Format: PDF
The authors will explore how processing power of LEON3 processor can be enhanced by connecting small commercially available embedded FPGA (eFPGA) IP with the processor. They will analyze integration of eFPGA with LEON3 in two ways, inside the processor pipeline and as a co-processor. The enhanced processing power helps to reduce dynamic power consumption by dynamic frequency scaling. More computational power at lower frequency helps fabrication of chip in LP (Low Power) process compared to GP (General Purpose) which helps to significantly reduce Static Power which has become a very crucial issue at and beyond 90nm technologies.

Find By Topic