Exploring the Design Space for 3D Clustered Architectures

Download Now
Provided by: The University of Tulsa
Topic: Hardware
Format: PDF
3D die-stacked chips are emerging as intriguing prospects for the future because of their ability to reduce on-chip wire delays and power consumption. However, they will likely cause an increase in chip operating temperature, which is already a major bottleneck in modern microprocessor design. The authors believe that 3D will provide the highest performance benefit for high-ILP cores, where wire delays for 2D designs can be substantial. A clustered microarchitecture is an example of a complexity-effective implementation of a high-ILP core.
Download Now

Find By Topic