Fast and Accurate Protocol Specific Bus Modeling using TLM 2.0

Provided by: edaa Topic: Hardware Date Added: Mar 2009 Format: PDF
The need to have Transaction Level models early in the design cycle is becoming more and more important to shorten the development times of complex Systems-on-Chip (SoC). These models need to be functional and timing accurate in order to address different design use-cases during the SoC development. However the typical issue with Transaction Level Modeling (TLM) techniques is the accuracy vs. simulation speed trade-off. Models that can run at high simulation speeds are often modeled at abstraction levels that make them unsuitable for use-cases where timing accuracy is required.

Find By Topic