Fast Start-up for Spartan-6 FPGAs using Dynamic Partial Reconfiguration

Provided by: edaa
Topic: Hardware
Format: PDF
This paper introduces the first available tool flow for dynamic partial reconfiguration on the Spartan-6 family. In addition, the paper proposes a new configuration method called Fast Start-up targeting modern FPGA architectures, where the FPGA is configured in two-steps, instead of using a single (monolithic) full device configuration. In this novel approach, only the timing-critical modules are loaded at power-up using the first high-priority bit-stream, while the non-timing critical modules are loaded afterwards. This two-step or prioritized FPGA start-up is used in order to meet the extremely tight startup timing specifications found in many modern applications, like PCI-express or automotive applications.

Find By Topic