Institute of Electrical & Electronic Engineers
Modern embedded system executes a single application or a class of applications repeatedly. A new emerging methodology of designing embedded system utilizes configurable processors where the cache size, associativity, and line size can be chosen by the designer. In this paper, a method is given to rapidly find the L1 cache miss rate of an application. An energy model and an execution time model are developed to find the best cache configuration for the given embedded application. Using benchmarks from Mediabench, the authors find that their method is on average 45 times faster to explore the design space, compared to Dinero IV while still having 100% accuracy.