FPGA Based Design and Implementation of Higher Order FIR Filter Using Improved DA Algorithm
Aerospace applications contain accelerometers that are realized with FIR filter using DA (Distributed Arithmetic) algorithm. When the DA algorithm is directly applied in FPGA to realize FIR filter, it is difficult to achieve the best configuration in the coefficient of FIR filter i.e. the storage resource and the computing speed. To overcome the above difficulty, the authors proposed an improved DA algorithm. This algorithm uses splitted LUTS which results usage of small memory and operational speed increases. The specifications of decimation FIR filter will be derived from the specifications of a third-order single bit sigma-delta modulator.