FPGA Implementation of AES Algorithm

In this paper the authors present the FPGA implementation of AES algorithm cryptography is the science of secret codes, enabling the confidentiality of communication through an insecure channel. It protects against unauthorized parties by preventing unauthorized alteration of use. Generally speaking, it uses a cryptographic system to transform a plaintext into a cipher text, using most of the time a key. To increase the computational speed parallelism and pipelining architecture have been implemented. The simulation is done using Xilinx 13.2 version.

Provided by: International Journal of Innovative Technology and Exploring Engineering (IJITEE) Topic: Security Date Added: Dec 2013 Format: PDF

Find By Topic