FPGA Implementation of GF (q) LDPC Encoder and Decoder Using MD Algorithm

Provided by: IRD India
Topic: Hardware
Format: PDF
It has been shown that non-binary LDPC codes have a better error correction performance than binary codes for short block lengths. In this paper, the performance of non-binary Low Density Parity-Check (LDPC) codes over GF (16) (also referred to as GF (q)-LDPC codes) have been shown to approach Shannon limit performance and is investigated with small block lengths (N

Find By Topic