FPGA Implementation of Pipelined CORDIC Sine Cosine Digital Wave Generator
The COordinate Rotation DIgital Computer (CORDIC) algorithm is well known iterative algorithm for performing rotations in digital signal processing applications. Hardware implementation of CORDIC results increase in critical path delay. Pipelined architecture is used in CORDIC to increase the clock speed and to reduce the critical path delay. In this paper, a hardware efficient digital sine and cosine wave generator is designed and implemented using pipelined CORDIC architecture. FPGA based architecture is presented and design has been implemented using Xilinx 12.3 device.